

SVI Docking Station

FIG. 1







FIG. 3



F16.4

NOTE: TOND is a portion of the ground plane projected with out. It is not a separate unit!



sound vision





FIG. 5

Place the 0.1uF and 0.01uF capacitors close to the Clarity pins



NOTE: This design requires SDRAM parts with isolated Vcc and VccQ on chip.

4M x 16 SDRAM shown, can also use 1M x 16 within the same footprint.

***** NOTE: *****
Low power SDRAM should be used. Power consumption when the camera is shut down depends on the SDRAM consumption in Self Refresh Mode as the major component of quiescent consumption.

Fig. 6

- NOTES:
1. Address lines on NVRAM limited to match 160 pin clarity 4.
 2. Flash NVRAM is for prototype use only.
 3. Mask ROM pinout matches similar Qld MSM534032E-SOP-40.
 4. Do not duplicate the 20K resistor







FIG-7

5168001



Place these capacitors and inductors (beads) as close as possible to their relevant pins on the sensor package. This generally requires mounting these parts on the back of the board behind the sensor to allow lens mounting. Double up vias where possible, especially the ground plane connections.

FIG. 8



MAIN BOARD CONNECTIONS

J2

Pin	Signal
1	BATT+
2	VCC
3	VCORE
4	+5.0V
5	PWRON_RESET
6	USB_ACT
7	nSET
8	nRESET
10	PC Pattern 1x10-2mm

J3

Pin	Signal
1	VCC USB
2	+5Vd
3	G_TRO
4	M_TRO
5	I2C_DATA
6	I2C_CLK
7	PWR_SHUT_DOWN_REQ
10	PC Pattern 1x10-2mm

J8

Pin	Signal
1	DSW1
2	DSW3
3	DSW4
4	DSW7
5	DSW_COM
6	

RCPT_1 x 6 -2mm



NOTE:
USE VERY WIDE TRACES FOR BATT+, +5Vd,
VCORE, VBB and the +3.3V POWER PATH,
PREFERABLY ON A POWER PLANE

SHUTTER BUTTON CONNECTION

J1

SENSE1 — 1

SCAN0 — 2

— 3

GND ←

PC Pattern 1x3-0.1in

Note:
Connect the NO button between J1.1 and J1.3

Note:
Connect the NO button between J1.1 and J1.3

Set switch sense ports (P5.0 - P5.4) for internal MOS pull-up




FIG-11

The regulator devices require copper area for thermal management - see data sheet.




FIG-12




FIG 13

PURST line is used as both a docked data line and as part of the clock balancing. Mount the bypass capacitors close to the base resistor for the reset transistor, Q1, on the controller page.





FIG. 14



Part may require a heat sink.
TO220F-4L Package
See Data sheet.

Note power supply is to be sized for the particular floppy disk drive's maximum load. allow ~300 mA for other loads.

Sizing affects choice of U5 and its heatsink, the filter capacitors, C7, C9 and the AC adapter rating.

516.15

